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The theory on which silicon (Si) metal 
cxide semiconductors (MOS) technology is 
founded states that this type semiconductor 
will perform adequately at 300'~. High 
temperature tests conducted on commercially 
available MOS field effect transistors (FETj 
have confirmed this hypothe~is.'-~ In this 
report, we present the results of an iaves- 
tigation into the possibility of using CMOS 
technclogy at Sjndia National Laboratories 
(SNLA) for high temperature electronics. A 
CMOS test chit* (TC) was specifically devel.cped 
as the test bed. This test chip incorporates 
CMOS transisiors that have nu gate protection 
diodes; t)-.se diodes are the major cause of 
leakhge in commercial devices. 
We decided to use CMOS technology beca~ise 
both n- and p-channel devices could be eval- 
uated. We also looked at small-scale inte- 
tration, e.g., an inverter using C W S  junction 
isolation and a simulation of dielectric 
isolation. 
Theory and actual data have been compared 
bef~re.~ In this paper we intend to repoLt 
on the aging and stability of CMOS devices; 
especially where requirements call for minimal 
drift bhen subjected to 300'~ for 1000 hours. 
This drift must be less than that in devices 
taken from room temperature to 300'~. 
Physics 
From semiconductor physics, the following 
generalization :an be made: 
. As temperature j ncreases , the 
Fermi level moves toward the middle 
of the band gap, causing the built- 
in potential to decrsase, thereby 
decreasing the threshold voltage. 
As temperature increases, the band 
91p narrows, causing a minor increase 
in the intrinsic carrier concen- 
tration, (ni) . 
.Carrier mobility decreases with 
increasing temperature, causing 
transconductanre to decrease. 
Increasing temperature increases 
leakage of generated and diffused 
currents. 
*The more the doping, the greater 
the variation in threshold voltage 
as temperature increases. 
The zero temperature coefficient 
point occurs at higher gate 
voltages as the doping is increased. 
The overall transconductance decreases 
rapidly as temperature and doping 
increases. 
With these generalizations in mind, we made 
the process variation listed in Table !. 
Table 1 
Proccscinq V a r I r l t l $ E  
---A - - > - - - - 
S u b a t r a t c  P s  1 1  
1 .O -1.- -cm n - t y p e  Bore? 60 4-V 1x10" 
-5x1015 cm" : J ~  i 4 x l 0 ' ~ c . r - '  
5 .B -1.2rcm n- type Boron 60 kcV 2x10" 
- 5xl0'~crn-'  N* ; 4xl0"cm-' 
7 - 2  - .4n-cm n-type Boron 60 kcV ~ x l f l ' . ~  
- :x1016crn-3 N~ ; 2xl0"crn-~ 
9 . 2  -.4n-cm ?-type Boron 61 kcV 2 x 1 0 ' ~  
-2x10'~crn-'  N~ ~ z ~ o ' ~ c n - '  
These variations are adjustments of the 
various doping levels that compose the MOSFETs, 
and they require many trade-uffs in electrical 
performance, making optimization difficult 
(Tables 2 and 3). Table 2 shows that, 
although wafer 1 produces symmetrical gat? 
voltaqes, leakage and transconductance lrc -y 
greatly between the two channels. Wafc 9 
performs well in leakage and voltage but not 
in transconductance. 
All wafers except .o. 5 performed as 
predicteci by theory. The anomaly of wafe:.- 5 
remains unexplained. The tables show the. 
average values derived after subjecting the 
wafers to 300'~ for 1000 hours. Threshold 
voltages for the surviving devices are within 
*O.lV of those listed in Tables 2 and 3; 
1.eakages are within f5pA of those listed in 
Table 2, and 25pA of those in Table 3. 
Accordinq to theory, the following pattern 
should appear. 
For wafers 1 and 5, p-channel data ,hould 
be similar. 
For wafers 7 and 9, p-channel data should 
be similar. 
For wafers 5 and 7, n-channel data should 
be similar. 
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Table 2 
TC-1 Process Camparison at 300°C 
Average Leakage Average Gate Voltage (VG) 9 10M Average Tranaconductance 
(PA) (mmhos ) 
Wafer n-Channel p-Channel n-Channel p-Channel n-Channel ?-Channel 
1 12.41 18.85 1.45 -1.45 0.45 0.24 
Table 3 
Average Leakage Average VG @ 100 p A  
(PA) 
Average Gm (mmhos 
Wafer n-Channel p-Channel n-Channel n-Channel p-Channel p-Channsl n-Channel n-Channel p-Channel p-Channel 
1 2 80 460 1.54 1.55 - .79 - . 78  1.10 1.07 1.82 L.75 
- -- - - - -  - - - -- - - 
TC-4 Proce-s Comparison at 300°c 
The tables show that, except for wafer 5, the 
theory and the actual data generally agree. 
The guard-ring, junction isolated CMOS 
process is quite clean and uses Qss, Nst 
reduction rechriiques and otter schemes to 
reduce oxide contamination. '-" For example , 
by annealing with N2 we decrease Qss, 2nd by 
annealing with H2 we decrease Nst. Careful 
and clean processing decreases sodium and 
potassium contamination. The circuits were 
metallized with standard aluminum lpm thick, 
and standard p-glass passivation was used over 
the metal. The components were packaged in 
a ceramic, 16-pin fiat pack. 
Stability 
Although we will not discuss all the 
parameters tested, as an indication of 
stability, we will discuss data for gate 
voltage dt 10uA (TC-1) and 100pA (TC-4) , and 
leakage currents. 
To determine gate voltage, each transistor 
was measured separately. The source and sub- 
strate were connected to ground, and the drain 
was connected to an 8-7 source. The voltage 
on the gate was slowly increased until lOuA 
was measured between source and drain; this 
voltage was recorded. The ~ 0 p A  value includes 
the reverse lpakage current from drain to 
substrate but not from p-well to n-substrate. 
In all data obtained, 10pA was not erceeded in 
the gate vcltages neasured for TC-1 (10pA) or 
for TC-4 i100pA) . See Table 3. 
Leakage Current 
The leakage currents discussed are drain- 
to-source channel leakage, drain-to-substrate 
reverse bias leakage, and p-well to n-substrate 
leakage. They were measured blth the tran- 
sistors connected as a CK3S inverter. With 
one transistor biased strongl: on, we then 
measured the current that ,'re cther transistor 
allowed to pass while it is turned off (Figure 
1). Thus, we have a worst case measurement 
for leakage. In all cases, leakacs was small 
enough (IL < Ids) to allow the semiconductor 
to remain useful in actuzi circuits. 
f o r  a given geometry and Pre  less temperature  
dependent than  lower doped dev ices .  Fur the r -  
Ids -3 TO -5 VOLTS more, CqOS, when d i g i t a l l y  opera ted ,  works i n   1 a complementary mode; t h a t  is, when aye 
"x,r, t r a n s i s t o r  is  on, t h e  o t h e r  is o f f .  T h i s  !s 7 1 -L h e l p f u l  f o r  r e l i a b r e  high-temperature pe r fo?  - 
 - p+J mance because it a l lows  both d e v i c e s  t o  go  d e p l e t i o n  y e t  s t i l l  perform a g i \ = n  d i g i t a l  
f u n c t i o n  ( F i  3ure 1) . There fore ,  w e  can  l e a v e  
P-WELL ' \ t h e  t h r e s h o l d  v o l t a g e s  c l o s e r  t o  ze ro  than  when i \ 
Q, t h o  d e v i c e s  must remain enhancement a t  ~ O O ~ C ,  making h igher  speed d e v i c e s  p o s s i b l e .  Wafer 
N' 3 has  n o t  been d i s c u s s e d  because of  i ts  
unexplainablL behavior .  
Ficrure 1 
Measurenent of  Leakage 
Cur ren t  f o r  n-Channel 
(1) Drain t o  Source Leakage 
( 2 )  Drain t o  p-well Leakage 
(3 )  P-well t o  n - subs t ra te  Leakage 
I n  a l l  c a s e s ,  w e  determined t h a t  t h e  n- and 
p-channel d e v i c e s  were reasonably s t a b l e  and 
f u n c t i o n a l  excep t  f o r  wafer 5 which remains 
an unexplained anomaly. 
Wafer 9 demonstrated good s t : a b i l i t y ,  low 
leakage,  and e reasonab le  VG a t  10pA on both 
t h e  n- and p-channel d e v i ~ e s .  TC-4 d a t a  
suppor t s  c h i s  f i n d i n g  b u t  has  an o r d e r  of  
magnitnde i n c r e a s e  i n  l eacage  because of  ~ t s  
l a r g e r  s i z e .  
I n v e r t e r s  
-- 
Dat? from t r a n s i s t o r s  cc-inected s 
i n v e r t e r s ,  show t h a t  they  w i l l  p ~ r f c - r n  aa a 
s iual l -scale  i n t e g r a t a d  c i r c a i t  (SSIC) a t  1- ~h 
ternpgratures f o r  extended p e r i o d s  of  t lme 
(300 C f o r  1000 hours ) .  
I n  t h i s  t e s t ,  we measur,:d ;he o u t p u t  
v c l t a g e  w i t h  t h e  , n p u t s  a t  1.51 ( 1 ' ~ ~ )  and 3.5V 
(VNH) o b t a i n i n g  f u n c t i o n a i  i t y  and n o i s e  :,tary In  
parameters.  
IDN and IDP 
Simulated dielectric i s o l a t i o n  i n v e r t e r s  
showed s i m i l a r  t r e n d s  b a t  wi th  a v a s t  improve- 
ment i n  l eakages .  T h i s  makes a n i g  d i f f e r e n c e  
i n  n o i s e  margin . , - - , I  a b s o l u t e  temparature  
o p t i m i z a t i o n .  
Many trc'r' .-c?.ts &re necessa ry  t o  determine 
t h e  b e s t  wi: ' ,ui ld high-tern3ei ~ t u r e  CMOS 
c i r c u i t s .  ' I  . C  g r i n c i p a l  parameters  t h a t  mur+ 
vary a r e  dopi-ig p r o f i l e s  and s i z e ;  ox ide  
g rowt i  and o v e r a l l  c l e a n l i n e s s  make t h e  c i r c d i t  
p o s s i b i e .  
P rocess  (Doping P r o f i l e )  
Judging from t h e  r e s u l t s  of t h i s  s t u d y ,  
d3ping p r o f i l e s  l i k e  t h o s e  o f  wafers  7 and 9 
a r e  b e s t  f o r  h igh- temperature  use.  Appl ica t ion  
is ex'xemel y import-ant because we must: know 
what i s  expected from t h e  c i r c u i t  b e f c r e  t h e  
r i g h t  p rocess  i s  found. I'ar example, wafer  9 
(r.' zub @? x 1016 cm' and p-well NS %3 x 10" 
cm") might appear  t o  be t \e  b e s t  c h o i c e  f o r  
high-temperature e l e c t r o n i c s  --- it > a s  goo? 
symmetry, e x h i b i t s  smal l  v a r i a t i o n  wi th  
temperature ,  and has  reasona.3le d r i v e  c u r r e n t  
c a p a b i l i t y .  Hcwever, i n  some a p p l i c a t i o n s ,  it 
may have t o o  high a t h r e s h o l d  v o l t a g e  and t o o  
low a breakdown v o l t a g e  (%12V). Thers fo re ,  
depending on t h e  c i rc i~i ts  used, i n c r e a s i n g  
t h e  doping t o  i n c r e a s e  t h e  temp-rature range 
of  t h e  CMOS Goes n o t  a lwayi  ; ioducc  an i d z a l  
c i r c u i t .  I n  f a c t ,  some e l e c t r i c a l  r e q u i r e -  
ments may make it i n p o s s i b l e  t o  devel-7  a high- 
tcl , .perature c i r c u i r  by us ing  s i - . i con  , _ a n a r  
t e ~ h n o l o g y  .
Geometry 
!ih?l. d e s i g ~ i n q  t h e  mask set f o r  high- 
+ r , m n e r a t ~ r e  c i r c u i t s ,  we must i n c l u d e  s e v e r a l  
With t h e s e  Lests  we determined t h e  d r i v e  c o n k i d ~ r a t i o n s  n o t  necessa ry  when d e s j  gning 
c u r r e n t  c a p a b i l i t y  of t h c  n- and p-channel room temperatnr  . c i r c u i t s .  For example, of  
dev ices  when hooked t o g e t h e r  a s  an i n v e r t e r .  major importa i -e  is  t h e  fact: t h a t  t h e  ar-a  between t h  p-well and t h e  n - s u b s t r a t e  n u s t  be 
Resu l t s  a s  small rs ::nsc-.t:e t o  c?ecrease r e v  ' r s e  leakaco.  2.1i s ~neans t h a t  each n-channe 
The d a t a  f o r  i n v e r t z s  show thar: a l l  t r a n s i s t o r  sbsu?d h a t e  i ts  cdn p-we?.:. The p r i c e  f o r  +-his 1s ?n . n d e s i r a b l e  inc re .  ,!? i.1 processes  were functions; a t  300" a f t e r  1000 the silicon area. 
~ O L - s .  I n  a l l  c a s e s ,  d r i v e  cu:rrents decreased 
wi th  i n c r e x i n g  temperatures  a,s t h e o r i z e d ;  The r o b i l l r y  of  h o l e s  and e l e c t r o n s  
c u r r e n t  i s  l o s t  t o  grocnd thrgugh s e v e r a l  dec reases  w i t h  i ~ c r e a s i n g  te.nper~lt-re b u t  n o t  leakage p a t h s  (I 'igure 1) a s  temperature  a t  e x a c t l y  t h e  Sam? rate .  However, t h e  r a t i o  i n c r e a s a s .  
of Z/L n-ch-lnnel t o  Z / L  p-channel should l-- 
J ~ d y l n g  from t h e  d a t a  ob ta ined ,  z t e r e  t h e  same a s  i n  r o c a  ~ e m p e r a t u r e  c i r c u i t s  t o  
r 2 e n ~  t o  be no o u t s t a n d i n g  advantage i n  one keep t i le c i r c u i t s  t ' f - ~ p l e m e n t a r y .  Keeping t h e i r  r a t i o  t h e  dame a s  i n  rocm temperature  p rocess  over  t h e  o'her. There should be nose  circuits seem" be a good comfromise. 
dynavic t e s t i n g  t o  determine t h i s .  The d ? t a  
do sugges t  t h a t  d r i  c u r r e n t s  f o r  t h e  h iyhcr  
doped d e v i c e s  (wafer 9)  a r e  17 > r e  symmetrical  
Fbr high temperature circuits, the area 
from the drain to the substrate junction 
should be as small as possible to decrease 
reverse leakage. Thin is accomplished by 
horseshoeing the Z/Ls, thereby increasing 
circuit density -- this method is already in 
comaaon use. 
To make high-temperature circuits lore 
reliable, metal lines should be as broad and 
deep as possible, again sacrificing chip area. 
Conclusions- 
Existinq CMOS technology can be used to 
produce stable and useful circuits that oper- 
ate at 300'~ for 1000 hours. This accomplish- 
ment, however, sacrifices some chip area and 
does not provide gate protection. For this 
latter problem, hign-temperature GaAs and- 
Gap diodes should he developed as protection 
devices. Although these diodes would probably 
be outside the CHOS cbip, they could be part 
of the same flat pack. 
Dielectric isolation CMOS would be a 
great improvement over junction isolation and 
work has begun in this area. New solar cell 
diodes show promise as input protection 
devices. This would allow us to be completely 
integrated again. 
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